| Parent directory/ | - | - |
| DATA/ | - | 2021-10-10 03:54:33 |
| MASKS/ | - | 2021-10-10 03:54:36 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B11.tif | 57.4 MiB | 2021-10-10 03:55:04 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B12.tif | 55.7 MiB | 2021-10-10 03:55:06 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B2.tif | 189.0 MiB | 2021-10-10 03:54:41 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B3.tif | 203.9 MiB | 2021-10-10 03:54:46 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B4.tif | 202.6 MiB | 2021-10-10 03:54:51 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B5.tif | 55.2 MiB | 2021-10-10 03:54:58 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B6.tif | 59.6 MiB | 2021-10-10 03:55:00 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B7.tif | 60.7 MiB | 2021-10-10 03:55:01 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B8.tif | 240.3 MiB | 2021-10-10 03:54:57 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_FRC_B8A.tif | 61.0 MiB | 2021-10-10 03:55:03 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_MTD_ALL.xml | 22.5 KiB | 2021-10-10 03:55:06 |
| SENTINEL2X_20210915-000000-000_L3A_T32ULV_C_V1-2_QKL_ALL.jpg | 402.2 KiB | 2021-10-10 03:55:06 |